

WHAT IS CLAIMED IS:

1 1. A data processor comprising:

2 an instruction execution pipeline comprising N
3 processing stages;

4 an instruction issue unit capable of fetching into said
5 instruction execution pipeline instructions fetched from an
6 instruction cache associated with said data processor, each of
7 said fetched instructions comprising from one to S syllables;
8 and

9 a constant generator unit capable of receiving said
10 fetched instruction syllables and capable of generating at least
11 one constant operand by decoding at least one constant operand
12 instruction comprising at least one syllable containing a K bit
13 constant field containing K bits that represent a constant
14 operand.

1 2. The data processor as set forth in Claim 1 wherein said
2 at least one syllable of said constant operand instruction
3 contains at least one op code field that contains at least one
4 op code.

1 3. The data processor as set forth in Claim 1 wherein said
2 constant generator unit comprises

3 an input data path coupled to a sign extension unit, said
4 input data path capable of providing to said sign extension unit
5 K bits of data that represent a short constant operand within
6 said at least one syllable;

7 wherein said sign extension unit is capable of right
8 justifying said K bits of data in an output syllable; and

9 an output data path coupled to said sign extension unit
10 capable of receiving from said sign extension unit said output
11 syllable containing said right justified K bits of data that
12 represent said short constant operand.

1 4. The data processor as set forth in Claim 3 wherein said
2 sign extension unit is capable of placing leading zeros in front
3 of said right justified K bits when said short constant operand
4 is positive.

1 5. The data processor as set forth in Claim 3 wherein said
2 sign extension unit is capable of placing leading ones in front
3 of said right justified K bits when said short constant operand
4 is negative.

1 6. The data processor as set forth in Claim 3 wherein said
2 constant operand instruction comprises at least one extension
3 syllable containing a T bit constant field containing T bits of
4 data that represent the high order bits of a long constant
5 operand comprising T high order bits and K low order bits.

6 7. The data processor as set forth in Claim 6 wherein the
7 value of K is nine and the value of T is twenty three.

1 8. The data processor as set forth in Claim 6 wherein said
2 at least one extension syllable further comprises an EXT bit
3 field containing an EXT bit for determining whether said
4 constant operand instruction is to decode a long constant
5 operand.

1 9. The data processor as set forth in Claim 6 wherein said
2 at least one extension syllable further comprises an association
3 bit field containing bits for determining which of two data
4 paths to select to obtain T bits that represent the high order
5 bits of said long constant operand.

1 10. The data processor as set forth in Claim 6 wherein said
2 constant generator unit comprises

3 a first data path capable of receiving from said at least
4 one extension syllable T bits of data that represent the high
5 order bits of a long constant operand;

6 a second data path capable of receiving from said at least
7 one constant operand instruction K bits of data that represent
8 the low order bits of said long constant operand; and

9 a third data path capable of receiving said T bits of data
10 from said first data path and capable of receiving said K bits
11 of data from said second data path and capable of combining said
12 T bits of data and said K bits of data to provide a
13 representation of said long constant operand.

1 11. The data processor as set forth in Claim 10 wherein the
2 value of K is nine and the value of T is twenty three.

1 12. The data processor as set forth in Claim 1 wherein said
2 constant generator unit comprises:

3 a multiplexer having a first input capable of receiving from
4 an extension syllable from a first issue lane T bits of data
5 that represent the high order bits of a long constant operand;

6 said multiplexer having a second input capable of receiving
7 from an extension syllable from a second issue lane T bits of
8 data that represent the high order bits of a long constant
9 operand;

10 said multiplexer coupled to an output data path and capable
11 of sending to said output data path one of said T bits of data
12 from said first issue lane and said T bits of data from said
13 second issue lane; and

14 a constant generator controller coupled to said multiplexer,
15 said constant generator controller capable of enabling said
16 first input of said multiplexer when bits in an association bit
17 field in said extension syllable are set equal to a first
18 predetermined number, and said constant generator controller
19 capable of enabling said second input of said multiplexer when
20 said bits in said association bit field in said extension
21 syllable are set equal to a second predetermined number.

1 13. The data processor as set forth in Claim 1 wherein said
2 constant generator unit comprises:

3 a first input data path couple to a sign extension unit,
4 said input data path capable of providing to said sign extension
5 unit K bits of data that represent one of:

6 1) the bits of a short constant operand, and

7 2) the low order bits of a long constant operand;

8 wherein said sign extension unit is capable of right
9 justifying said K bits of data in an output syllable;

10 a multiplexer having a first input coupled to the output of
11 said sign extension unit and capable of receiving from said sign
12 extension unit said output syllable containing said right
13 justified K bits of data;

14 said multiplexer having a second input capable of receiving
15 a combination of K bits of data and T bits of data, where said
16 K bits of data are the low order bits of a long constant operand
17 and where said T bits of data are the high order bits of said
18 long constant operand; and

19 a constant generator controller coupled to said multiplexer,
20 said constant generator controller capable of enabling said

1 first input of said multiplexer when an EXT bit in said
2 extension syllable is set equal to zero, and said constant
3 generator controller capable of enabling said second input of
4 said multiplexer when said EXT bit in said extension syllable is
5 set equal to one.

1 14. The data processor as set forth in Claim 13 wherein the
2 value of K is nine and the value of T is twenty three.

1 15. For use in a data processor comprising an instruction
2 execution pipeline comprising N processing stages, a method of
3 encoding a short constant operand comprising the steps of:

4 receiving in a sign extender unit an input syllable that
5 contains a K bit field containing K bits that represent a short
6 constant operand;

7 selecting said K bits from said input syllable;

8 right justifying said K bits in an output syllable; and

9 sending said output syllable to an output data path.

1 16. The method as set forth in Claim 15 further comprising
2 the steps of:

3 determining that said K bits represent a positive short
4 constant operand; and

5 placing leading zeroes in the high order bits of said output
6 syllable.

1 17. The method as set forth in Claim 15 further comprising
2 the steps of:
3 determining that said K bits represent a negative short
4 constant operand; and
5 placing leading ones in the high order bits of said output
6 syllable.

1 18. For use in a data processor comprising an instruction
2 execution pipeline comprising N processing stages, a method of
3 encoding a long constant operand comprising the steps of:

4 receiving an extension syllable from a first input lane,
5 where said extension syllable contains a T bit field containing
6 T bits that represent the high order bits of said long constant
7 operand;

8 receiving a first instruction syllable from a second input
9 lane, where said first instruction syllable contains a K bit
10 field containing K bits that represent the low order bits of
11 said long constant operand;

12 placing said K bits on a first data path;

13 placing said T bits on a second data path;

14 combining said K bits and said T bits on a third data path
15 where the combination of said K bits and said T bits represent
16 said long constant operand.

1 19. The method as claimed in Claim 18 wherein the value of
2 K is nine and the value of T is twenty three.

1 20. A method as claimed in Claim 18 further comprising the
2 steps of:

3 coupling to a first input of a multiplexer a first set of
4 T bits that represent the high order bits of said long constant
5 operand;

6 coupling to a second input of said multiplexer a second set
7 of T bits that represent the high order bits of said long
8 constant operand;

9 enabling the first input of said multiplexer with a constant
10 generator controller when an EXT bit in said extension syllable
11 is set equal to zero;

12 enabling the second input of said multiplexer with said
13 constant generator controller when said EXT bit is said
14 extension syllable is set equal to one; and

15 placing the enabled set of T bits on said second data path.